



# 500-kHz Half-Bridge DC-DC Converter With Integrated Secondary Synchronous Rectification Drivers

### **FEATURES**

- 12-V to 72-V Input Voltage Range
- Compatible with ETSI 300 132-2
- Integrated Half Bridge Primary Drivers (1-A Drive Capability)
- Secondary Synchronous Signals With Programmable Deadtime Delay
- Voltage Mode Control
- Voltage Feedforward Compensation
- High Voltage Pre-Regulator Operates During Start-Up
- Current Sensing On Low-Side Primary Device

- Frequency Foldback Eliminates Constant Current Tail
- Advanced Maximum Current Control During Start-Up and Shorted Load
- Low Input Voltage Detection
- Programmable Soft-Start Function
- Over Temperature Protection

### **APPLICATIONS**

- Network Cards
- Power Supply Modules


### **DESCRIPTION**

Si9122 is a dedicated half-bridge IC ideally suited to fixed telecom applications where efficiency is required at low output voltages (e.g. <3.3 V). Designed to operate within the fixed telecom voltage range of 33–72 V and withstand 100 V, 100 ms transients, the IC is capable of controlling and driving both the low and high-side switching devices of a half bridge circuit and also controlling the switching devices on the secondary side of the bridge. Due to the very low on-resistance of the secondary MOSFETs, a significant increase in the efficiency can be achieved as compared with conventional Schottky diodes. Control of the secondary devices is by means of a pulse transformer and a pair of inverters. Such a system has efficiencies well in excess of 90% even for low output

voltages. On-chip control of the dead time delays between the primary and secondary synchronous signals keep efficiencies high and prevent accidental destruction of the power transformer. An external resistor sets the switching frequency from 200 kHz to 600 kHz.

Si9122 has advanced current monitoring and control circuitry which allow the user to set the maximum current in the primary circuit. Such a feature acts as protection against output shorting and also provides constant current into large capacitive loads during start-up or when paralleling power supplies. Current sensing is by means of a sense resistor on the low-side primary device.

### **FUNCTIONAL BLOCK DIAGRAM**





### TECHNICAL DESCRIPTION

Si9122 is a voltage mode controller for the half-bridge topology. With 100-V depletion mode MOSFET capability, the Si9122 is capable of powering directly from the high voltage bus to  $V_{CC}$  through an external PNP pass transistor, or may be powered through an external regulator directly through the  $V_{CC}$  pin. With PWM control, Si9122 provides peak efficiency throughout the entire line and load range. In order to simplify the traditional secondary synchronous rectification, Si9122 provides intelligent gate drive signals to control the secondary MOSFETs. With independent gate drive signals from the controller, transformer design is no longer limited by the gate to a source rating of the MOSFETs. Si9122 provides constant  $V_{GS}$  voltage, independent of line voltage to minimize the gate charge loss as well as conduction loss. A break-before-make function is included to prevent shoot through current or

transformer shorting. Adjustable Break-Before-Make time is incorporated into the IC and is programmable by an external resistor value.

Si9122 is packaged in TSSOP-20 and MLP65-20 packages. In TSSOP-20 packaging, both standard and lead (Pb)-free options are available. The MLP65-20 package is lead (Pb)-free. In order to satisfy the stringent ambient temperature requirements, Si9122 is rated to handle the industrial temperature range of -40 to 85°C. When a situation arises which results in a rapid increase in primary (or secondary current) such as output shorted or start-up with a large output capacitor, control of the PWM generator is handed over to the the current loop. Monitoring of the load current is by means of a sense resistor on the primary low-side switch.

### **DETAILED BLOCK DIAGRAM**




Figure 2.





### ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>IN</sub> (Continuous)	Storage Temperature
V <sub>IN</sub> (100 ms)	Operating Junction Temperature
V <sub>CC</sub>	Power Dissipation <sup>a</sup>
V <sub>BST</sub> (Continuous)	TSSOP-20 850 mW
(100 ms)	MLP65-20 2500 mW
V <sub>LX</sub> 75 V	Thermal Impedance ( $\Theta_{JA}$ )
V <sub>BST</sub> – V <sub>LX</sub>	TSSOP-20 <sup>b</sup>
V <sub>REF</sub> , R <sub>OSC</sub>	MLP65-20 <sup>c</sup> 38°C/W
Logic Inputs	Notes a. Device mounted on JEDEC compliant 1S2P test board
Analog Inputs	b. Derate –14 mW/°C above 25°C.
HV Pre-Regulator Input Current (continuous) 5 mA	c. Derate –26 mW/°C above 25°C.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V <sub>IN</sub>	C <sub>BBM</sub> <sup>h</sup> >680 pF
$C_{VIN1} \parallel C_{VIN2} \qquad \qquad \qquad 100 \ \mu\text{F/ESR} \leq 100 \ \text{m}\Omega, \ 0.1 \ \mu\text{F}$	C <sub>SS</sub>
V <sub>CC</sub> Operating	C <sub>REF</sub> 0.1 μF
CV <sub>CC</sub>	C <sub>BOOST</sub>
f <sub>OSC</sub>	C <sub>LOAD</sub>
$R_{OSC}$	Digital Inputs
$R_{BBM}$	Reference Voltage Output Current 0 to 2.5 mA

<b>SPECIFICATIONS</b> <sup>a</sup>							
		Test Conditions Unless Otherwise Specified	<b>Limits</b> -40 to 85°C				
Parameter	Symbol	$f_{NOM} = 500 \text{ kHz}, V_{IN} = 72 \text{ V}$ $V_{INDET} = 7.2 \text{ V}; 10 \text{ V} \le V_{CC} \le 13.2 \text{ V}$	Minb	Турс	Max <sup>b</sup>	Unit	
Reference (3.3 V)				•	1		
Output Voltage	V <sub>REF</sub>	V <sub>CC</sub> = 12 V, 25°C Load = 0 mA	3.2	3.3	3.4	V	
Short Circuit Current	I <sub>SREF</sub>	V <sub>REF</sub> = 0 V			-50	mA	
Load Regulation	dVr/dlr	I <sub>REF</sub> = 0 to -2.5 mA		-30	-75	mV	
Power Supply Rejection	PSRR	@ 100Hz		60		dB	
Oscillator				•	1		
Accuracy (1% R <sub>OSC</sub> )		R <sub>OSC</sub> = 30 kΩ, f <sub>NOM</sub> = 500 kHz	-20		20	%	
Max Frequency	F <sub>MAX</sub>	R <sub>OSC</sub> = 24 kΩ		600		1	
Foldback Frequency <sup>d</sup>	F <sub>FOBK</sub>	$f_{NOM} = 500 \text{ kHz}, V_{CS2} - V_{CS1} > 150 \text{ mV}$		100		kHz	
Error Amplifier							
Input Bias Current	I <sub>BIAS</sub>	V <sub>EP</sub> = 0 V	-40		-15	μА	
Gain	A <sub>V</sub>			-2.2		V/V	
Bandwidth	BW			5		MHz	
Power Supply Rejection	PSRR	@ 100Hz		60		dB	
Slew Rate	SR			0.5		V/μs	
Current Sense Amplifie	r						
Input Voltage CM Range	V <sub>CM</sub>	V <sub>CS1</sub> - GND, V <sub>CS2</sub> - GND		± 150		mV	
Input Amplifier Gain	A <sub>VOL</sub>			17.5		dB	
Input Amplifier Bandwidth	BW			5		MHz	



		Test Conditions Unless Otherwise Specified		Limits -40 to 85°C				
Parameter	Symbol	f <sub>NOM</sub> = 500 kHz, \ V <sub>INDET</sub> = 7.2 V; 10 V ≤		Min <sup>b</sup>	Typ <sup>c</sup>	Max <sup>b</sup>	Unit	
Current Sense Amplifier		TINDET T, 15 T	100 = 101 1		-71-	1	1	
Input amplifier Offset Voltage	V <sub>OS</sub>			1	±5	1	mV	
Input ampliner Oliset Voltage	VOS	dV <sub>CS</sub> =	n		120		1111	
CL CONT Current	I <sub>CL_CONT</sub>	dV <sub>CS</sub> = 100			0		μΑ	
or_oom ounom	ICL_CONT	dV <sub>CS</sub> = 170			>2		mA	
Lower Current Limit Threshold	V <sub>TLCL</sub>	I <sub>PD</sub> = I <sub>PU</sub> - I <sub>CL</sub> ( <u>See Figu</u> re	CONT = 0		100			
Upper Current Limit Threshold	V <sub>THCL</sub>	I <sub>PD</sub> > 2 n	nA		150		mV	
Hysteresis		I <sub>PU</sub> < 500	μΑ		-50			
CL_CONT Clamp Level	C <sub>L_CONT(min)</sub>	I <sub>PU</sub> = 500	μΑ	0.6		1.5	V	
PWM Operation								
	D <sub>MAX</sub>		V <sub>EP</sub> = 0 V	90	92	95		
Duty Cycle <sup>e</sup>		f <sub>OSC</sub> = 500 kHz	V <sub>EP</sub> = 1.75 V		<15		%	
	D <sub>MIN</sub>	V <sub>CS2</sub> - V <sub>CS1</sub> >	150 mV		3		1	
Pre-Regulator		•	l.			1	1	
Input Voltage	+V <sub>IN</sub>	I <sub>IN</sub> = 10 μ	ıA.			72	Ιv	
Input Leakage Current	I <sub>LKG</sub>	V <sub>IN</sub> = 72 V, V <sub>CC</sub>				10	-	
1 0	I <sub>REG1</sub>	V <sub>IN</sub> = 72 V, V <sub>INDI</sub>			86	200	μΑ	
Regulator Bias Current	I <sub>REG2</sub>	V <sub>IN</sub> = 72 V, V <sub>INDE</sub>			8	14	mA	
D 11 0	I <sub>SOURCE</sub>	V <sub>CC</sub> = 12 V		-29	-19	-9		
Regulator_Comp	I <sub>SINK</sub>			50	82	110	μΑ	
Pre-Regulator Drive Capacility	I <sub>START</sub>	$V_{CC} < V_{F}$	IEG	20			mA	
V D D	V <sub>REG1</sub>	V <sub>INDET</sub> > V <sub>REF</sub>		7.4	9.1	10.4		
V <sub>CC</sub> Pre-Regulator Turn Off Threshold Voltage			T <sub>A</sub> = 25°C	8.5	9.1	9.7	v	
	V <sub>REG2</sub>	V <sub>INDET</sub> = 0 V			9.2			
Undervoltage Lockout	V <sub>UVLO</sub>	V <sub>CC</sub> Rising	T 0500	7.15	8.8	9.8		
V <sub>UVLO</sub> Hysteresis <sup>g</sup>	V		T <sub>A</sub> = 25°C	8.1	8.8 0.5	9.3		
0.120	V <sub>UVLOHYS</sub>				0.5			
Soft-Start	<b>,</b>		1			Т		
Soft-Start Current Output	I <sub>SS</sub>	Start-Up Con		12	20	28	μΑ	
Soft-Start Completion Voltage	V <sub>SS_COMP</sub>	Normal Oper	ration	7.35	8.05	8.85	V	
Shutdown								
V <sub>INDET</sub> Shutdown FN	V <sub>SD</sub>	V <sub>INDET</sub> Ris	sing	350	550	720	mV	
V <sub>INDET</sub> Hysteresis		V <sub>INDET</sub>			200		ן '''י	
V <sub>INDET</sub> Input Threshold V	oltages							
V <sub>INDET</sub> - V <sub>IN</sub> Under Voltage	V <sub>UV</sub>	V <sub>INDET</sub> Ris	sing	3.13	3.3	3.46		
V <sub>INDET</sub> Hysteresis		V <sub>INDET</sub>			0.3		- v	
Over Temperature Protec	tion					1	I .	
Activating Temperature		T <sub>J</sub> Increas	ing		160	1	1	
De-Activating Temperature		T <sub>J</sub> Decreasing			130		- °C	
Converter Supply Curren	t (V <sub>CC</sub> )					1	1	
Shutdown	I <sub>CC1</sub>	Shutdown, V <sub>IND</sub>	ET = 0 V	50		350	μА	
Switching Disabled	I <sub>CC2</sub>	V <sub>INDET</sub> <		4	8	12	μν	
Switching w/o Load	I <sub>CC3</sub>			5	10	14	$\dashv$	
J ,- =	.003	V <sub>CC</sub> = 12 V, C <sub>DH</sub> =		-		· · · · · · · · · · · · · · · · · · ·	mA	




		1				1	
		Test Conditions Unless Otherwise Specified	<b>Limits</b> -40 to 85°C				
Parameter	Symbol	$f_{NOM} = 500 \text{ kHz}, V_{IN} = 72 \text{ V}$ $V_{INDET} = 7.2 \text{ V}; 10 \text{ V} \le V_{CC} \le 13.2 \text{ V}$	Minb	Турс	Max <sup>b</sup>	Unit	
Output MOSFET DH Dri	ver (High-Side)		•		1		
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA	V <sub>BST</sub> - 0.3				
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			V <sub>LX</sub> + 0.3	V	
Boost Current	I <sub>BST</sub>	$V_{LX} = 72 \text{ V}, V_{BST} = V_{LX} + V_{CC}$	1.3	1.9	2.7		
L <sub>X</sub> Current	I <sub>LX</sub>	$V_{LX} = 72 \text{ V}, V_{BST} = V_{LX} + V_{CC}$	-1.1	-0.7	-0.4	mA	
Peak Output Source	I <sub>SOURCE</sub>			-1.0	-0.75		
Peak Output Sink	I <sub>SINK</sub>	V <sub>CC</sub> = 10 V	0.75	1.0		A	
Rise Time	t <sub>r</sub>	0 0-5		35		†	
Fall Time	t <sub>f</sub>	C <sub>DH</sub> = 3 nF		35		ns	
Output MOSFET DLDriv	er (Low-Side)				· ·	1	
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA	V <sub>CC</sub> - 0.3			Ι .,	
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			0.3	<b>⊣</b> ∨	
Peak Output Source	I <sub>SOURCE</sub>			-1.0	-0.75	1	
Peak Output Sink	I <sub>SINK</sub>	V <sub>CC</sub> = 10 V	0.75	1.0		A	
Rise Time	t <sub>r</sub>	0.05		35			
Fall Time	t <sub>f</sub>	C <sub>DL</sub> = 3 nF		35		ns	
Synchronous Rectifier	(SRH, SRL) Drive	ers			- 1		
Output High Voltage	V <sub>OH</sub>	Sourcing 10 mA	V <sub>CC</sub> - 0.4			T .,	
Output Low Voltage	V <sub>OL</sub>	Sinking 10 mA			0.4	V	
	t <sub>BBM1</sub>			55			
	t <sub>BBM2</sub>	$T_A = 25$ °C, $R_{BBM} = 33 \text{ k}\Omega$ , See Figure 3		40		ns	
Break-Before-Make Time <sup>f</sup>	t <sub>BBM3</sub>	T 0500 B 0010 1 70 V		35			
	t <sub>BBM4</sub>	$T_A = 25$ °C, $R_{BBM} = 33$ kΩ, $L_X = 72$ V		55			
Peak Output Source	I <sub>SOURCE</sub>	V 40V		-100		mA	
Peak Output Sink	I <sub>SINK</sub>	V <sub>CC</sub> = 10 V		100			
Rise Time	t <sub>r</sub>	0 0 00 5		35			
Fall Time	t <sub>f</sub>	C <sub>SRH</sub> = C <sub>SRL</sub> = 0.3 nF		35		ns	
Voltage Mode	•		•		•		
	t <sub>d1DH</sub>	Input to high-side switch off		< 200			
Error Amplifier	t <sub>d2DL</sub>	Input to low-side switch off		< 200	00 r		
Current Mode							
Current Amplifier	t <sub>d3DH</sub>	Input to high-side switch off		< 200			
	t <sub>d4DL</sub>	Input to low-side switch off	†	< 200	1	ns	

- Notes
  a. Refer to PROCESS OPTION FLOWCHART for additional information.
  b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum (–40° to 85°C).
  c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
  d. F<sub>MIN</sub> when V<sub>CL CONT</sub> at clamp level. Typical foldback frequency change +20%, –30% over temperature.
  e. Measured on SRL or SRH outputs.
  f. See Figure 3 for Break-Before-Make time definition.

- $V_{UVLO}$  tracks  $V_{REG1}$  by a diode drop  $C_{BBM}$  may be required to reduce noise into BBM pin for non-optimum layout.



### TIMING DIAGRAM FOR MOS DRIVERS





### **PIN CONFIGURATION**

### **Si9122DQ (TSSOP-20)** Si9122DLP (MLP65-20) BST V<sub>IN</sub> [ 20 REG\_COMP $\mathsf{D}_\mathsf{H}$ 2 19 $V_{\text{IN}}$ BST $V_{CC}$ 3 18 REG\_COMP $\mathsf{L}_\mathsf{X}$ $\mathsf{D}_\mathsf{H}$ $\mathsf{D}_\mathsf{L}$ $\mathsf{V}_{\mathsf{REF}}$ 17 $V_{CC}$ $\mathsf{L}_\mathsf{X}$ GND PGND 5 $\mathsf{D}_\mathsf{L}$ 16 $\mathsf{V}_{\mathsf{REF}}$ Rosc 6 15 $\mathsf{SR}_\mathsf{H}$ GND **PGND** ΕP $\mathsf{SR}_\mathsf{L}$ $SR_{\text{H}}$ 7 14 $\mathsf{R}_{\mathsf{OSC}}$ 8 13 SS ΕP $\mathsf{SR}_\mathsf{L}$ $V_{\text{INDET}}$ BBM SS CS1 9 12 $V_{INDET}$ CS2 $C_{L\_CONT}$ CS1 BBM 10 11 CS2 $C_{L\_CONT}$ Top View Top View

ORDERING INFORMATION					
Standard Lead (P <sub>b</sub> )-Free Part Number		Temperature Range	Package		
Si9122DQ-T1	Si9122DQ-T1—E3	–40 to 85°C	TSSOP-20		
	Si9122DLP-T1—E3	-40 to 85°C	MLP65-20		

Eval Kit	Temperature Range	Board Type
Si9122DB Issue 3	−10 to 70°C	Surface Mount and Thru-Hole

IN DESCRIPTION				
Pin Number	Name	Function		
1	V <sub>IN</sub>	Input supply voltage for the start-up circuit.		
2	REG_COMP	Control signal for an external pass transistor.		
3	V <sub>CC</sub>	Supply voltage for internal circuitry		
4	V <sub>REF</sub>	3.3-V reference, decoupled with 1-μF capacitor		
5	GND	Ground		
6	R <sub>OSC</sub>	External resistor connection to oscillator		
7	EP	Voltage control input		
8	V <sub>INDET</sub>	V <sub>IN</sub> under voltage detect and shutdown function input. Shuts down or disables switching when V <sub>INDET</sub> falls below preset threshold voltages and provides the feed forward voltage.		
9	CS1	Current limit amplifier negative input		
10	CS2	Current limit amplifier positive input		
11	C <sub>L_CONT</sub>	Current limit compensation		
12	BBM	Programmable Break-Before-Make time connection to an external resistor to set time delay		
13	SS	Soft-Start control – external capacitor connection		
14	SRL	Signal transformer drive, sequenced with the primary side.		
15	SR <sub>H</sub>	Signal transformer drive, sequenced with the primary side.		
16	PGND	Power ground.		
17	$D_L$	Low-side gate drive signal – primary		
18	L <sub>X</sub>	High-side source and transformer connection node		
19	D <sub>H</sub>	High-side gate drive signal – primary		
20	BST	Bootstrap voltage to drive the high-side n-channel MOSFET switch		






Figure 4. Detailed Functional Block

### **DETAILED OPERATION**

### Start-Up

When  $V_{INEXT}$  rises above 0 V, the internal pre-regulator begins to charge up the Vcc capacitor. Current into the external  $V_{CC}$  capacitor is limited to typically 40 mA by the internal DMOS device. When Vcc exceeds the UVLO voltage of 8.8 V a soft-start cycle of the switch mode supply is initiated. The  $V_{CC}$  supply continues to be charged by the pre-regulator until  $V_{CC}$  equals Vreg. During this period, between  $V_{UVLO}$  and  $V_{REG}$ , excessive load current will result in  $V_{CC}$  falling below  $V_{UVLO}$  and stopping switch mode operation. This situation is avoided by the hysteresis between  $V_{REG}$  and  $V_{UVLO}$  and correct sizing

of the  $V_{CC}$  capacitor, bootstrap capacitor and the soft-start capacitor. The value of the  $V_{CC}$  capacitor should therefore be chosen to be capable of maintaining switch mode operation until the  $V_{CC}$  can be supplied from the external circuit (e.g via a power transformer winding and zener regulator). Feedback from the output of the switch mode supply charges  $V_{CC}$  above  $V_{REG}$  and fully disconnects the pre-regulator, isolating  $V_{CC}$  from  $V_{IN}$ .  $V_{CC}$  is then maintained above  $V_{REG}$  for the duration of switch mode operation. In the event of an over voltage condition on  $V_{CC}$ , an internal voltage clamp turns on at 14.5 V to shunt excessive current to GND.



Care needs to be taken if there is a delay prior to the external circuit feeding back to the  $V_{CC}$  supply. To prevent excessive power dissipation within the IC it is advisable to use an external PNP device. A pin has been incorporated on the IC, (REG\_COMP) to provide compensation when employing the external device. In this case the  $V_{IN}$  pin is connected to the base of the PNP device and controls the current, while the REG\_COMP pin determines the frequency compensation of the circuit. To understand the operation please refer to Figure 5.

The soft-start circuit is designed for the dc-dc converter to start-up in an orderly manner and reduce component stress on the IC. This feature is programmable by selecting an external Css. An internal 20- $\mu$ A current source charges Css from 0 V to the final clamped voltage of 8 V. In the event of UVLO or shutdown, Vss will be held low (<1 V) disabling driver switching. To prevent oscillations, a longer soft-start time may be needed for high capacitive loads and high peak output current applications.

### Reference

The reference voltage of Si9122 is set at 3.3 V. The reference voltage is de-coupled externally with 0.1- $\mu$ F capacitor. The V<sub>REF</sub> voltage is 0 V in shutdown mode and has 50-mA source capability.

### **Voltage Mode PWM Operation**

Under normal load conditions, the IC operates in voltage mode and generates a fixed frequency pulse width modulated signal to the drivers. Duty cycle is controlled over a wide range to maintain output voltage under line and load variation. Voltage feed forward is also included to take account of variations in supply voltage  $V_{\text{IN}}$ .

In the half-bridge topology requiring isolation between output and input, the reference voltage and error amplifier must be supplied externally, usually on the secondary side. The error information is thus passed to the power controller through an opto-coupling device. This information is inverted, hence 0 V represents the maximum duty cycle, whilst 2 V represents minimum duty cycle. The error information enters the IC via pin EP, and is passed to the PWM generator via an inverting amplifier. The relationship between Duty cycle and  $V_{EP}$  is shown in the Typical Characteristic Graph, Duty Cycle vs.  $V_{EP}$  25°C, page 19. Voltage feedforward is implemented by taking the attenuated  $V_{IN}$  signal at  $V_{INDET}$  and directly modulating the duty cycle. The relationship between Duty cycle and  $V_{INDET}$  is shown in the the Typical Characteristic Graph, Duty Cycle vs.  $V_{INDET}$  page 16.

At start-up, i.e., once  $V_{CC}$  is greater than  $V_{UVLO}$ , switching is initiated under soft-start control which increases primary switch on-times linearly from  $D_{MIN}$  to  $D_{MAX}$  over the soft-start period. Start-up from a  $V_{INDET}$  power down is also initiated under soft-start control.

# Half-Bridge and Synchronous Rectification Timing Sequence

The PWM signal generated within the Si9122 controls the low and high-side bridge drivers on alternative cycles. A period of inactivity always results after initiation of the soft-start cycle until the soft-start voltage reaches approximately 1.2 V and PWM controlled switching begins. The first bridge driver to switch is always the low-side,  $D_{L}$  as this allows charging of the high-side boost capacitor.

The timing and coordination of the drives to the primary and secondary stages is very important and shown in <a href="Figure 3">Figure 3</a>. It is essential to avoid the situation where both of the secondary MOSFETs are on when either the high or the low-side switch are active. In this situation the transformer would effectively be presented with a short across the output. To avoid this, a dedicated break-before-make circuit is included which will generate non overlapping waveforms for the primary and the secondary drive signals. This is achieved by a programmable timer which delays the switching on of the primary driver relative to the switching off of the related secondary relative to the switching off of the related primary.

Typical variation in the  $t_{BBM3}$  and  $t_{BBM4}$  delay with  $L_X$  voltage is shown in graphs  $t_{BBM3}$ ,  $t_{BBM4}$  and for  $R_{BBM}=33~k\Omega$ . This is due to a reduction in propagation delay through the high-side driver path as the  $L_X$  voltage increases and must be considered in setting the delay for the system level design. Variation of BBM time with  $R_{BBM}$  is shown in graph  $t_{BBM1}$  to  $t_{BBM4}$  vs.  $R_{BBM}$ .

### **Primary High- and Low-Side MOSFET Drivers**

The drive voltage for the low-side MOSFET switch is provided directly from  $V_{CC}.$  The high-side MOSFET however requires the gate voltage to be enhanced above  $V_{IN}.$  This is achieved by bootstraping the  $V_{CC}$  voltage onto the  $L_X$  voltage (the high-side MOSFET source). In order to provide the bootstrapping an external diode and capacitor are required as shown on the application schematic. The capacitor will charge up after the low-side driver has turned on. The switch gate drive signals  $D_H$  and  $D_L$  are shown in Figure 3.

### **Secondary MOSFET Drivers**

The secondary side MOSFETs are driven from the Si9122 via a center tapped pulse transformer and inverter drivers. The waveforms from the IC SRH and SRL are shown in Figure 3. Of importance is the relative voltage between SRH and SRL, i.e. that which is presented across the primary of the pulse transformer. When both potentials of SRL and SRH are equal then by the action of the inverting driver both secondary MOSFETs are left on.

### Oscillator

The oscillator is designed to operate at a nominal frequency of 500 kHz. The 500-kHz operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. The oscillator and therefore the switching frequency is programmable by attaching a resistor to the R<sub>OSC</sub> pin. Under overload conditions the oscillator frequency is reduced by the current overload protection to enable a constant current to be maintained into a low impedance circuit.

### **Current Limit**

Current mode control providing constant current operation is achieved by monitoring the differential voltage between the CS1and CS2 pins which are connected across a primary low-side sense resistor. Once this differential voltage exceeds the 100-mV trigger point, the voltage on the  $C_{L\ CONT}$  pin is pulled lower at a rate proportional to the excess voltage and the value of the external capacitor connected between the  $C_{L\ CONT}$  pin and ground. If the voltage between CS1 and CS2 exceeds 150 mV the  $C_{L\ CONT}$  capacitor is discharged rapidly resulting in minimum duty cycle and frequency immediately.

Lowering the  $C_{L\ CONT}$  voltage results in PWM control of the output drive being taken over by the current limit control loop. Current control works to initially reduce the switching duty cycle down to  $D_{MIN}$  (12.5%). Further reduction in the duty cycle is accompanied by a reduction in switching frequency at a rate proportional to the duty cycle. This prevents the on time of the primary drivers  $f_{nom}$  from reducing below 100 ns and avoiding a current tail. Frequency reduction occurs to a maximum of one fifth of the nominal frequency.

With constant current mode control of on time and with reduced operating frequency, protection of the MOSFET switches is increased during fault conditions. Minimum duty cycle and reduced frequency switching continues for the duration of the fault condition. The converter reverts to voltage mode operation immediately whenever the primary current fails to reach the limit level.  $C_{L\_CONT}$  clamps to 6.5 V when not in current limit.

The soft-start function does not apply under current limit as this would constitute hiccup mode operation.

### VIN Voltage Monitor -VINDET

The chip provides a means of sensing the voltage of  $V_{IN}$ , and withholding operation of the output drivers until a minimum voltage of  $V_{REF}$  (3.3 V, 300-mV hysteresis), is achieved. This



is achieved by choosing an appropriate resistive tap between the ground and  $V_{\text{IN}},$  and comparing this voltage with the reference voltage. When the applied voltage is greater than  $V_{\text{REF}}$ , the output drivers are activated as normal.  $V_{\text{INDET}}$  also provides the input to the voltage feed forward function.

However, if the divided voltage applied to the  $V_{INDET}$  pin is greater than  $V_{CC}$  –0.3 V, the high-side driver,  $D_H$ , will stop switching until the voltage drops below  $V_{CC}$  –0.3 V. Thus, the resistive tap on the  $V_{IN}$  divider must be set to accommodate the normal  $V_{CC}$  operating voltage to avoid this condition. Alternatively, a zener clamp diode from  $V_{INDET}$  to GND may also be used.

### **Shutdown Mode**

If  $V_{INDET}$  is forced below the lower threshold, a minimum of 350 mV( $V_{SD}$ ), the device will enter SHUTDOWN mode. This powers down all unnecessary functions of the controller, ensures that the primary switches are off and results in a low level current demand from the  $V_{IN}$  or  $V_{CC}$  supplies.






Figure 5. High-Voltage Pre-Regulator Circuit











### TYPICAL CHARACTERISTICS












Temperature (°C)



Vss (V)


IREG2 (mA)


Isource (mA)


# Vishay Siliconix




### TYPICAL CHARACTERISTICS











Isink (mA)






SOURCE (mA)











### **TYPICAL CHARACTERISTICS**





















### TYPICAL CHARACTERISTICS
















### **TYPICAL WAVEFORMS**




Figure 8. Normal Mode,  $R_L = 0.1 \, \Omega$ SRL 10 V/div


DL 1out


DL 1out


Normal operating


frequency

CS2 5 V/div  $2 \, \mu s/div$ 









Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?71815">http://www.vishay.com/ppg?71815</a>.

# DEMONSTRATION BOARD SCHEMATIC DIAGRAM

