## 500-kHz Half-Bridge DC-DC Converter With Integrated Secondary Synchronous Rectification Drivers

## FEATURES

- 12-V to 72-V Input Voltage Range
- Compatible with ETSI 300 132-2
- Integrated Half Bridge Primary Drivers (1-A Drive Capability)
- Secondary Synchronous Signals With Programmable Deadtime Delay
- Voltage Mode Control
- Voltage Feedforward Compensation
- High Voltage Pre-Regulator Operates During Start-Up
- Current Sensing On Low-Side Primary Device


## DESCRIPTION

Si9122 is a dedicated half-bridge IC ideally suited to fixed telecom applications where efficiency is required at low output voltages (e.g. <3.3 V). Designed to operate within the fixed telecom voltage range of $33-72 \mathrm{~V}$ and withstand 100 V , 100 ms transients, the IC is capable of controlling and driving both the low and high-side switching devices of a half bridge circuit and also controlling the switching devices on the secondary side of the bridge. Due to the very low on-resistance of the secondary MOSFETs, a significant increase in the efficiency can be achieved as compared with conventional Schottky diodes. Control of the secondary devices is by means of a pulse transformer and a pair of inverters. Such a system has efficiencies well in excess of $90 \%$ even for low output

- Frequency Foldback Eliminates Constant Current Tail
- Advanced Maximum Current Control During Start-Up and Shorted Load
- Low Input Voltage Detection
- Programmable Soft-Start Function
- Over Temperature Protection


## APPLICATIONS

- Network Cards
- Power Supply Modules
voltages. On-chip control of the dead time delays between the primary and secondary synchronous signals keep efficiencies high and prevent accidental destruction of the power transformer. An external resistor sets the switching frequency from 200 kHz to 600 kHz .

Si9122 has advanced current monitoring and control circuitry which allow the user to set the maximum current in the primary circuit. Such a feature acts as protection against output shorting and also provides constant current into large capacitive loads during start-up or when paralleling power supplies. Current sensing is by means of a sense resistor on the low-side primary device.

FUNCTIONAL BLOCK DIAGRAM


## TECHNICAL DESCRIPTION

Si9122 is a voltage mode controller for the half-bridge topology. With 100-V depletion mode MOSFET capability, the Si9122 is capable of powering directly from the high voltage bus to $\mathrm{V}_{\mathrm{CC}}$ through an external PNP pass transistor, or may be powered through an external regulator directly through the $\mathrm{V}_{\mathrm{cc}}$ pin. With PWM control, Si9122 provides peak efficiency throughout the entire line and load range. In order to simplify the traditional secondary synchronous rectification, Si9122 provides intelligent gate drive signals to control the secondary MOSFETs. With independent gate drive signals from the controller, transformer design is no longer limited by the gate to a source rating of the MOSFETs. Si9122 provides constant $V_{G S}$ voltage, independent of line voltage to minimize the gate charge loss as well as conduction loss. A break-before-make function is included to prevent shoot through current or
transformer shorting. Adjustable Break-Before-Make time is incorporated into the IC and is programmable by an external resistor value.

Si9122 is packaged in TSSOP-20 and MLP65-20 packages. In TSSOP-20 packaging, both standard and lead ( Pb )-free options are available. The MLP65-20 package is lead $(\mathrm{Pb})$-free. In order to satisfy the stringent ambient temperature requirements, Si 9122 is rated to handle the industrial temperature range of -40 to $85^{\circ} \mathrm{C}$. When a situation arises which results in a rapid increase in primary (or secondary current) such as output shorted or start-up with a large output capacitor, control of the PWM generator is handed over to the the current loop. Monitoring of the load current is by means of a sense resistor on the primary low-side switch.

## DETAILED BLOCK DIAGRAM



Figure 2.

## ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = $\mathbf{0}$ V)

| VIN | 12 to 72 V | $\mathrm{C}_{\text {BBM }}{ }^{\text {h }}$ | >680 pF |
| :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{VIN} 1} \\| \mathrm{C}_{\mathrm{VIN} 2}$ | $100 \mu \mathrm{~F} / \mathrm{ESR} \leq 100 \mathrm{~m} \Omega, 0.1 \mu \mathrm{~F}$ | $\mathrm{C}_{S S}$ | 4.7 nF |
| $\mathrm{V}_{\text {CC }}$ Operating | 10 to 13.2 V | $\mathrm{C}_{\text {REF }} \ldots . . . . . . . . . . . . . .$. | $0.1 \mu \mathrm{~F}$ |
| CV ${ }_{\text {CC }}$ | $4.7 \mu \mathrm{~F}$ | $\mathrm{C}_{\text {boost }} . . . . . .$. | $\ldots 0.1 \mu \mathrm{~F}$ |
| fosc | . . . . . . . . . . 200 to 600 kHz | Cload ..... <br> Analog Inputs | $\ldots . .$ |
| Rosc | 24 to $72 \mathrm{k} \Omega$ | Digital Inputs | 0 to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{R}_{\text {BBM }}$ | . 22 to $50 \mathrm{k} \Omega$ | Reference Voltage Output Current | 0 to 2.5 mA |

## SPECIFICATIONS ${ }^{\text {a }}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \mathrm{f}_{\mathrm{NOM}}=500 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}}=72 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{INDET}}=7.2 \mathrm{~V} ; 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 13.2 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Limits } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {b }}$ |  |
| Reference (3.3 V) |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {REF }}$ | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, 25^{\circ} \mathrm{C}$ Load $=0 \mathrm{~mA}$ | 3.2 | 3.3 | 3.4 | V |
| Short Circuit Current | ISREF | $\mathrm{V}_{\text {REF }}=0 \mathrm{~V}$ |  |  | -50 | mA |
| Load Regulation | dVr/dir | $\mathrm{I}_{\text {REF }}=0$ to -2.5 mA |  | -30 | -75 | mV |
| Power Supply Rejection | PSRR | @ 100Hz |  | 60 |  | dB |
| Oscillator |  |  |  |  |  |  |
| Accuracy (1\% Rosc) |  | $\mathrm{R}_{\text {OSC }}=30 \mathrm{k} \Omega, \mathrm{f}_{\text {NOM }}=500 \mathrm{kHz}$ | -20 |  | 20 | \% |
| Max Frequency | $\mathrm{F}_{\text {MAX }}$ | R $\mathrm{OSC}=24 \mathrm{k} \Omega$ |  | 600 |  | kHz |
| Foldback Frequency ${ }^{\text {d }}$ | $\mathrm{F}_{\text {FOBK }}$ | $\mathrm{f}_{\mathrm{NOM}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{CS} 2}-\mathrm{V}_{\mathrm{CS} 1}>150 \mathrm{mV}$ |  | 100 |  | kHz |
| Error Amplifier |  |  |  |  |  |  |
| Input Bias Current | $\mathrm{I}_{\text {BIAS }}$ | $\mathrm{V}_{\mathrm{EP}}=0 \mathrm{~V}$ | -40 |  | -15 | $\mu \mathrm{A}$ |
| Gain | $A_{V}$ |  |  | -2.2 |  | V/V |
| Bandwidth | BW |  |  | 5 |  | MHz |
| Power Supply Rejection | PSRR | @ 100Hz |  | 60 |  | dB |
| Slew Rate | SR |  |  | 0.5 |  | V/us |

## Current Sense Amplifier

| Input Voltage CM Range | $\mathrm{V}_{\mathrm{CM}}$ | $\mathrm{V}_{\mathrm{CS} 1}-\mathrm{GND}, \mathrm{V}_{\mathrm{CS} 2}-\mathrm{GND}$ |  | $\pm 150$ |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input Amplifier Gain | $\mathrm{A}_{\mathrm{VOL}}$ |  |  | 17.5 |  |
| Input Amplifier Bandwidth | BW |  |  | mB |  |

## SPECIFICATIONS ${ }^{\text {a }}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \mathrm{f}_{\mathrm{NOM}}=500 \mathrm{kHz}, \mathrm{~V}_{\text {IN }}=72 \mathrm{~V} \\ \mathrm{~V}_{\text {INDET }}=7.2 \mathrm{~V} ; 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 13.2 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \text { Limits } \\ & -40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {b }}$ |  |
| Current Sense Amplifier |  |  |  |  |  |  |
| Input amplifier Offset Voltage | V OS |  |  | $\pm 5$ |  | mV |
| CL_CONT Current | ICL_CONT | $\mathrm{dV}_{\mathrm{CS}}=0$ |  | 120 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{dV}_{\text {CS }}=100 \mathrm{mV}$ |  | 0 |  |  |
|  |  | $\mathrm{dV}_{\mathrm{CS}}=170 \mathrm{mV}$ |  | >2 |  | mA |
| Lower Current Limit Threshold | $V_{\text {TLCL }}$ | $\begin{aligned} & I_{\mathrm{PD}}= \mathrm{IPU}_{\mathrm{PU}}-\mathrm{ICLLCONT}^{2}=0 \\ & \text { See Figure } 6 \end{aligned}$ |  | 100 |  | mV |
| Upper Current Limit Threshold | $\mathrm{V}_{\text {THCL }}$ | $\mathrm{IPD}>2 \mathrm{~mA}$ |  | 150 |  |  |
| Hysteresis |  | $\mathrm{I}_{\text {PU }}<500 \mu \mathrm{~A}$ |  | -50 |  |  |
| CL_CONT Clamp Level | CL_CONT(min) | $\mathrm{I}_{\mathrm{PU}}=500 \mu \mathrm{~A}$ | 0.6 |  | 1.5 | V |

PWM Operation

| Duty Cycle ${ }^{\text {e }}$ | $\mathrm{D}_{\text {MAX }}$ | $\mathrm{f}_{\mathrm{OSC}}=500 \mathrm{kHz}$ | $\mathrm{V}_{\mathrm{EP}}=0 \mathrm{~V}$ | 90 | 92 | 95 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{\text {MIN }}$ |  | $\mathrm{V}_{\mathrm{EP}}=1.75 \mathrm{~V}$ |  | <15 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CS} 2}-\mathrm{V}_{\mathrm{CS} 1}>150 \mathrm{mV}$ |  |  | 3 |  |  |

## Pre-Regulator

| Input Voltage | $+\mathrm{V}_{\text {IN }}$ | $\mathrm{I}_{1 \mathrm{~N}}=10 \mu \mathrm{~A}$ |  |  |  | 72 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage Current | ILKG | $\mathrm{V}_{\text {IN }}=72 \mathrm{~V}, \mathrm{~V}_{\text {CC }}>\mathrm{V}_{\text {REG }}$ |  |  |  | 10 | $\mu \mathrm{A}$ |
| Regulator Bias Current | IREG1 | $\mathrm{V}_{\text {IN }}=72 \mathrm{~V}, \mathrm{~V}_{\text {INDET }}<\mathrm{V}_{\text {SD }}$ |  |  | 86 | 200 |  |
|  | $l_{\text {REG2 }}$ | $\mathrm{V}_{\text {IN }}=72 \mathrm{~V}, \mathrm{~V}_{\text {INDET }}>\mathrm{V}_{\text {REF }}$ |  |  | 8 | 14 | mA |
| Regulator_Comp | Isource | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | -29 | -19 | -9 | $\mu \mathrm{A}$ |
|  | ISINK |  |  | 50 | 82 | 110 |  |
| Pre-Regulator Drive Capacility | IStart | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {REG }}$ |  | 20 |  |  | mA |
| $\mathrm{V}_{\mathrm{CC}}$ Pre-Regulator Turn Off Threshold Voltage |  | $\mathrm{V}_{\text {INDET }}>\mathrm{V}_{\text {REF }}$ |  | 7.4 | 9.1 | 10.4 | v |
|  | $V_{\text {REG1 }}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 8.5 | 9.1 | 9.7 |  |
|  | $\mathrm{V}_{\text {REG2 }}$ | $\mathrm{V}_{\text {INDET }}=0 \mathrm{~V}$ |  |  | 9.2 |  |  |
| Undervoltage Lockout | VuvLo | $\mathrm{V}_{\mathrm{CC}}$ Rising |  | 7.15 | 8.8 | 9.8 |  |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 8.1 | 8.8 | 9.3 |  |
| VuvLo Hysteresis9 | VUVLOHYS |  |  |  | 0.5 |  |  |
| Soft-Start |  |  |  |  |  |  |  |
| Soft-Start Current Output | Iss | Start-Up Condition |  | 12 | 20 | 28 | $\mu \mathrm{A}$ |
| Soft-Start Completion Voltage | $\mathrm{V}_{\text {SS_COMP }}$ | Normal Operation |  | 7.35 | 8.05 | 8.85 | V |

## Shutdown

| $V_{\text {INDET }}$ Shutdown FN | $V_{\text {SD }}$ | $V_{\text {INDET }}$ Rising | 350 | 550 | 720 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {INDET }}$ Hysteresis |  | $V_{\text {INDET }}$ | mV |  |  |

## $\mathrm{V}_{\text {INDET }}$ Input Threshold Voltages

| $V_{\text {INDET }}-V_{\text {IN }}$ Under Voltage | $V_{\text {UV }}$ | $V_{\text {INDET }}$ Rising | 3.13 | 3.3 | 3.46 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {INDET }}$ Hysteresis |  | $V_{\text {INDET }}$ | $V$ |  |  |

## Over Temperature Protection

| Activating Temperature |  | $T_{J}$ Increasing |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| De-Activating Temperature |  | $T_{J}$ Decreasing |  | 130 |  |  |

## Converter Supply Current ( $\mathrm{V}_{\mathrm{CC}}$ )

| Shutdown | $\mathrm{I}_{\text {CC1 }}$ | Shutdown, $\mathrm{V}_{\text {INDET }}=0 \mathrm{~V}$ | 50 |  | 350 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switching Disabled | $\mathrm{I}_{\text {CC2 }}$ | $\mathrm{V}_{\text {INDET }}<\mathrm{V}_{\text {REF }}$ | 4 | 8 | 12 | mA |
| Switching w/o Load | ICC3 | $\mathrm{V}_{\text {INDET }}>\mathrm{V}_{\text {REF }}, \mathrm{f}_{\text {NOM }}=500 \mathrm{kHz}$ | 5 | 10 | 14 |  |
| Switching with CLOAD | $\mathrm{I}_{\mathrm{CC} 4}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{C}_{\mathrm{DH}}=\mathrm{C}_{\mathrm{DL}}=3 \mathrm{nF} \\ \mathrm{C}_{\mathrm{SRH}}=\mathrm{C}_{\mathrm{SRL}}=0.3 \mathrm{nF} \end{gathered}$ |  | 21 |  |  |

## SPECIFICATIONS ${ }^{\text {a }}$

| Parameter | Symbol | Test Conditions Unless Otherwise Specified$\begin{gathered} \mathrm{f}_{\mathrm{NOM}}=500 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}}=72 \mathrm{~V} \\ \mathrm{~V}_{\text {INDET }}=7.2 \mathrm{~V} ; 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 13.2 \mathrm{~V} \end{gathered}$ | Limits <br> -40 to $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{\text {b }}$ | Typ ${ }^{\text {c }}$ | Max ${ }^{\text {b }}$ |  |
| Output MOSFET DH Driver (High-Side) |  |  |  |  |  |  |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | Sourcing 10 mA | $\mathrm{V}_{\text {BST }}-0.3$ |  |  |  |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | Sinking 10 mA |  |  | $\mathrm{V}_{\text {LX }}+0.3$ |  |
| Boost Current | ${ }_{\text {IBST }}$ | $\mathrm{V}_{\mathrm{LX}}=72 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=\mathrm{V}_{\mathrm{LX}}+\mathrm{V}_{\mathrm{CC}}$ | 1.3 | 1.9 | 2.7 |  |
| Lx Current | Lx | $\mathrm{V}_{\mathrm{LX}}=72 \mathrm{~V}, \mathrm{~V}_{\mathrm{BST}}=\mathrm{V}_{\mathrm{LX}}+\mathrm{V}_{\mathrm{CC}}$ | -1.1 | -0.7 | -0.4 | mA |
| Peak Output Source | Isource | $\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}$ |  | -1.0 | -0.75 | A |
| Peak Output Sink | $\mathrm{I}_{\text {SINK }}$ |  | 0.75 | 1.0 |  |  |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\mathrm{DH}}=3 \mathrm{nF}$ |  | 35 |  | ns |
| Fall Time | $\mathrm{t}_{f}$ |  |  | 35 |  |  |

Output MOSFET DLDriver (Low-Side)

| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | Sourcing 10 mA | $\mathrm{V}_{\mathrm{CC}}-0.3$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | Sinking 10 mA |  |  | 0.3 |  |
| Peak Output Source | Isource | $V_{C C}=10 \mathrm{~V}$ |  | -1.0 | -0.75 | A |
| Peak Output Sink | ISINK |  | 0.75 | 1.0 |  |  |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $C_{D L}=3 \mathrm{nF}$ |  | 35 |  | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ |  |  | 35 |  |  |

## Synchronous Rectifier (SRH, SRL) Drivers

| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | Sourcing 10 mA | $\mathrm{V}_{\mathrm{CC}}-0.4$ |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\mathrm{V}_{\text {OL }}$ | Sinking 10 mA |  |  | 0.4 |  |
| Break-Before-Make Time ${ }^{\dagger}$ | $\mathrm{t}_{\text {BBM1 }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{BBM}}=33 \mathrm{k} \Omega$, See Figure 3 |  | 55 |  | ns |
|  | $\mathrm{t}_{\text {BBM2 }}$ |  |  | 40 |  |  |
|  | $\mathrm{t}_{\text {BBM3 }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{BBM}}=33 \mathrm{k} \Omega, \mathrm{L}_{\mathrm{X}}=72 \mathrm{~V}$ |  | 35 |  |  |
|  | t ${ }_{\text {BBM4 }}$ |  |  | 55 |  |  |
| Peak Output Source | I SOURCE | $V_{C C}=10 \mathrm{~V}$ |  | -100 |  | mA |
| Peak Output Sink | ISINK |  |  | 100 |  |  |
| Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{C}_{\text {SRH }}=\mathrm{C}_{\text {SRL }}=0.3 \mathrm{nF}$ |  | 35 |  | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f}}$ |  |  | 35 |  |  |
| Voltage Mode |  |  |  |  |  |  |
| Error Amplifier | $\begin{aligned} & \mathrm{t}_{\mathrm{d} 1 \mathrm{DH}} \\ & \mathrm{t}_{\mathrm{d} 2 \mathrm{DL}} \end{aligned}$ | Input to high-side switch off |  | <200 |  | ns |
|  |  | Input to low-side switch off |  | <200 |  |  |
| Current Mode |  |  |  |  |  |  |
| Current Amplifier | $\begin{aligned} & \mathrm{t}_{\mathrm{d} 3 \mathrm{DH}} \\ & \mathrm{t}_{\mathrm{d} 4 \mathrm{DL}} \end{aligned}$ | Input to high-side switch off |  | <200 |  | ns |
|  |  | Input to low-side switch off |  | <200 |  |  |

## Notes

a. Refer to PROCESS OPTION FLOWCHART for additional information.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum ( $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ ).
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
d. $F_{\text {MIN }}$ when $V_{C L}$ CONT at clamp level. Typical foldback frequency change $+20 \%,-30 \%$ over temperature.
e. Measured on SRL or SRH outputs.
f. See Figure 3 for Break-Before-Make time definition.
g. VUVLo tracks $V_{\text {REG1 }}$ by a diode drop
h. $C_{B B M}$ may be required to reduce noise into BBM pin for non-optimum layout.

## Vishay Siliconix

TIMING DIAGRAM FOR MOS DRIVERS


## PIN CONFIGURATION



PIN DESCRIPTION

| Pin Number | Name | Function |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {IN }}$ | Input supply voltage for the start-up circuit. |
| 2 | REG_COMP | Control signal for an external pass transistor. |
| 3 | $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage for internal circuitry |
| 4 | $\mathrm{V}_{\text {REF }}$ | 3.3-V reference, decoupled with 1- $\mu \mathrm{F}$ capacitor |
| 5 | GND | Ground |
| 6 | Rosc | External resistor connection to oscillator |
| 7 | EP | Voltage control input |
| 8 | $\mathrm{V}_{\text {INDET }}$ | $\mathrm{V}_{\text {IN }}$ under voltage detect and shutdown function input. Shuts down or disables switching when $\mathrm{V}_{\text {INDET }}$ falls below preset threshold voltages and provides the feed forward voltage. |
| 9 | CS1 | Current limit amplifier negative input |
| 10 | CS2 | Current limit amplifier positive input |
| 11 | $\mathrm{C}_{\text {L_CONT }}$ | Current limit compensation |
| 12 | BBM | Programmable Break-Before-Make time connection to an external resistor to set time delay |
| 13 | SS | Soft-Start control - external capacitor connection |
| 14 | $\mathrm{SR}_{\mathrm{L}}$ | Signal transformer drive, sequenced with the primary side. |
| 15 | $\mathrm{SR}_{\mathrm{H}}$ | Signal transformer drive, sequenced with the primary side. |
| 16 | PGND | Power ground. |
| 17 | $\mathrm{D}_{\mathrm{L}}$ | Low-side gate drive signal - primary |
| 18 | $\mathrm{L}_{\mathrm{X}}$ | High-side source and transformer connection node |
| 19 | $\mathrm{D}_{\mathrm{H}}$ | High-side gate drive signal - primary |
| 20 | BST | Bootstrap voltage to drive the high-side n-channel MOSFET switch |



Figure 4. Detailed Functional Block

## DETAILED OPERATION

## Start-Up

When $\mathrm{V}_{\text {INEXT }}$ rises above 0 V , the internal pre-regulator begins to charge up the Vcc capacitor. Current into the external $\mathrm{V}_{\mathrm{Cc}}$ capacitor is limited to typically 40 mA by the internal DMOS device. When Vcc exceeds the UVLO voltage of 8.8 V a soft-start cycle of the switch mode supply is initiated. The $\mathrm{V}_{\mathrm{Cc}}$ supply continues to be charged by the pre-regulator until $\mathrm{V}_{\mathrm{CC}}$ equals Vreg. During this period, between $\mathrm{V}_{\text {UVLO }}$ and $\mathrm{V}_{\text {REG }}$, excessive load current will result in $\mathrm{V}_{\mathrm{CC}}$ falling below $\mathrm{V}_{\text {UVLO }}$ and stopping switch mode operation. This situation is avoided by the hysteresis between $\mathrm{V}_{\text {REG }}$ and $\mathrm{V}_{\text {UVLO }}$ and correct sizing
of the $\mathrm{V}_{\mathrm{Cc}}$ capacitor, bootstrap capacitor and the soft-start capacitor. The value of the $\mathrm{V}_{\mathrm{Cc}}$ capacitor should therefore be chosen to be capable of maintaining switch mode operation until the $\mathrm{V}_{\mathrm{CC}}$ can be supplied from the external circuit (e.g via a power transformer winding and zener regulator). Feedback from the output of the switch mode supply charges $\mathrm{V}_{\mathrm{CC}}$ above $\mathrm{V}_{\text {REG }}$ and fully disconnects the pre-regulator, isolating $\mathrm{V}_{\mathrm{CC}}$ from $V_{I N} . V_{C C}$ is then maintained above $V_{R E G}$ for the duration of switch mode operation. In the event of an over voltage condition on $\mathrm{V}_{\mathrm{CC}}$, an internal voltage clamp turns on at 14.5 V to shunt excessive current to GND.

Care needs to be taken if there is a delay prior to the external circuit feeding back to the $\mathrm{V}_{\mathrm{CC}}$ supply. To prevent excessive power dissipation within the IC it is advisable to use an external PNP device. A pin has been incorporated on the IC, (REG_COMP) to provide compensation when employing the external device. In this case the $\mathrm{V}_{\text {IN }}$ pin is connected to the base of the PNP device and controls the current, while the REG_COMP pin determines the frequency compensation of the circuit. To understand the operation please refer to Figure 5.

The soft-start circuit is designed for the dc-dc converter to start-up in an orderly manner and reduce component stress on the IC. This feature is programmable by selecting an external $\mathrm{C}_{\text {Ss }}$. An internal $20-\mu \mathrm{A}$ current source charges $\mathrm{C}_{S S}$ from 0 V to the final clamped voltage of 8 V . In the event of UVLO or shutdown, $\mathrm{V}_{\mathrm{SS}}$ will be held low ( $<1 \mathrm{~V}$ ) disabling driver switching. To prevent oscillations, a longer soft-start time may be needed for high capacitive loads and high peak output current applications.

## Reference

The reference voltage of Si 9122 is set at 3.3 V . The reference voltage is de-coupled externally with $0.1-\mu \mathrm{F}$ capacitor. The $V_{\text {REF }}$ voltage is 0 V in shutdown mode and has $50-\mathrm{mA}$ source capability.

## Voltage Mode PWM Operation

Under normal load conditions, the IC operates in voltage mode and generates a fixed frequency pulse width modulated signal to the drivers. Duty cycle is controlled over a wide range to maintain output voltage under line and load variation. Voltage feed forward is also included to take account of variations in supply voltage $\mathrm{V}_{\mathrm{IN}}$

In the half-bridge topology requiring isolation between output and input, the reference voltage and error amplifier must be supplied externally, usually on the secondary side. The error information is thus passed to the power controller through an opto-coupling device. This information is inverted, hence 0 V represents the maximum duty cycle, whilst 2 V represents minimum duty cycle. The error information enters the IC via pin EP, and is passed to the PWM generator via an inverting amplifier. The relationship between Duty cycle and $\mathrm{V}_{\mathrm{EP}}$ is shown in the Typical Characteristic Graph,Duty Cycle vs. VEP $25^{\circ} \mathrm{C}$, page 19. Voltage feedforward is implemented by taking the attenuated $\mathrm{V}_{\text {IN }}$ signal at $\mathrm{V}_{\text {INDET }}$ and directly modulating the duty cycle. The relationship between Duty cycle and $\mathrm{V}_{\text {INDET }}$ is shown in the the Typical Characteristic Graph, Duty Cycle vs. $V_{\text {INDET, }}$ page 16.

At start-up, i.e., once $\mathrm{V}_{\mathrm{CC}}$ is greater than $\mathrm{V}_{\text {UVLO }}$, switching is initiated under soft-start control which increases primary switch on-times linearly from $D_{\text {MIN }}$ to $D_{\text {MAX }}$ over the soft-start period. Start-up from a $\bigvee_{\text {INDET }}$ power down is also initiated under soft-start control.

## Half-Bridge and Synchronous Rectification Timing Sequence

The PWM signal generated within the Si9122 controls the low and high-side bridge drivers on alternative cycles. A period of
inactivity always results after initiation of the soft-start cycle until the soft-start voltage reaches approximately 1.2 V and PWM controlled switching begins. The first bridge driver to switch is always the low-side, $\mathrm{D}_{\mathrm{L}}$ as this allows charging of the high-side boost capacitor.

The timing and coordination of the drives to the primary and secondary stages is very important and shown in Figure 3. It is essential to avoid the situation where both of the secondary MOSFETs are on when either the high or the low-side switch are active. In this situation the transformer would effectively be presented with a short across the output. To avoid this, a dedicated break-before-make circuit is included which will generate non overlapping waveforms for the primary and the secondary drive signals. This is achieved by a programmable timer which delays the switching on of the primary driver relative to the switching off of the related secondary and subsequently delays the switching on of the secondary relative to the switching off of the related primary.

Typical variation in the $\mathrm{t}_{\mathrm{BBM} 3}$ and $\mathrm{t}_{\mathrm{BBM} 4}$ delay with $\mathrm{L}_{\mathrm{X}}$ voltage is shown in graphs $t_{B B M 3}$, $t_{B B M 4}$ and for $R_{B B M}=33 \mathrm{k} \Omega$. This is due to a reduction in propagation delay through the high-side driver path as the $L_{x}$ voltage increases and must be considered in setting the delay for the system level design. Variation of BBM time with $\mathrm{R}_{\mathrm{BBM}}$ is shown in graph $\mathrm{t}_{\mathrm{BBM} 1}$ to $t_{\text {BBM4 }}$ vs. RBBM.

## Primary High- and Low-Side MOSFET Drivers

The drive voltage for the low-side MOSFET switch is provided directly from $\mathrm{V}_{\mathrm{Cc}}$. The high-side MOSFET however requires the gate voltage to be enhanced above $\mathrm{V}_{\mathrm{IN}}$. This is achieved by bootstraping the $\mathrm{V}_{\mathrm{CC}}$ voltage onto the $\mathrm{L}_{\mathrm{X}}$ voltage (the high-side MOSFET source). In order to provide the bootstrapping an external diode and capacitor are required as shown on the application schematic. The capacitor will charge up after the low-side driver has turned on. The switch gate drive signals $D_{H}$ and $D_{L}$ are shown in Figure 3.

## Secondary MOSFET Drivers

The secondary side MOSFETs are driven from the Si9122 via a center tapped pulse transformer and inverter drivers. The waveforms from the IC SRH and SRL are shown in Figure 3. Of importance is the relative voltage between SRH and SRL, i.e. that which is presented across the primary of the pulse transformer. When both potentials of SRL and SRH are equal then by the action of the inverting driver both secondary MOSFETs are left on.

## Oscillator

The oscillator is designed to operate at a nominal frequency of 500 kHz . The $500-\mathrm{kHz}$ operating frequency allows the converter to minimize the inductor and capacitor size, improving the power density of the converter. The oscillator and therefore the switching frequency is programmable by attaching a resistor to the ROSC pin. Under overload conditions the oscillator frequency is reduced by the current overload protection to enable a constant current to be maintained into a low impedance circuit.

## Vishay Siliconix

## Current Limit

Current mode control providing constant current operation is achieved by monitoring the differential voltage between the CS1and CS2 pins which are connected across a primary low-side sense resistor. Once this differential voltage exceeds the $100-\mathrm{mV}$ trigger point, the voltage on the $\mathrm{C}_{\mathrm{L}}$ CONT pin is pulled lower at a rate proportional to the excess voltage and the value of the external capacitor connected between the $C_{L}$ Cont pin and ground. If the voltage between CS1 and CS2 exceeds 150 mV the $\mathrm{C}_{\mathrm{L} \text { cont }}$ capacitor is discharged rapidly resulting in minimum dūty cycle and frequency immediately.

Lowering the $\mathrm{C}_{\mathrm{L}}$ cont voltage results in PWM control of the output drive being taken over by the current limit control loop. Current control works to initially reduce the switching duty cycle down to $\mathrm{D}_{\text {MIN }}$ (12.5\%). Further reduction in the duty cycle is accompanied by a reduction in switching frequency at a rate proportional to the duty cycle. This prevents the on time of the primary drivers $f_{\text {nom }}$ from reducing below 100 ns and avoiding a current tail. Frequency reduction occurs to a maximum of one fifth of the nominal frequency.

With constant current mode control of on time and with reduced operating frequency, protection of the MOSFET switches is increased during fault conditions. Minimum duty cycle and reduced frequency switching continues for the duration of the fault condition. The converter reverts to voltage mode operation immediately whenever the primary current fails to reach the limit level. $C_{L_{-}}$CONT clamps to 6.5 V when not in current limit.

The soft-start function does not apply under current limit as this would constitute hiccup mode operation.

## $\mathrm{V}_{\text {IN }}$ Voltage Monitor $-\mathrm{V}_{\text {INDET }}$

The chip provides a means of sensing the voltage of $\mathrm{V}_{\mathrm{IN}}$, and withholding operation of the output drivers until a minimum voltage of $\mathrm{V}_{\text {REF }}$ ( $3.3 \mathrm{~V}, 300-\mathrm{mV}$ hysteresis), is achieved. This
is achieved by choosing an appropriate resistive tap between the ground and $\mathrm{V}_{\mathrm{IN}}$, and comparing this voltage with the reference voltage. When the applied voltage is greater than $\mathrm{V}_{\text {REF }}$, the output drivers are activated as normal. $\mathrm{V}_{\text {INDET }}$ also provides the input to the voltage feed forward function.

However, if the divided voltage applied to the $\mathrm{V}_{\text {INDET }}$ pin is greater than $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$, the high-side driver, $\mathrm{D}_{\mathrm{H}}$, will stop switching until the voltage drops below $\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}$. Thus, the resistive tap on the $\mathrm{V}_{\text {IN }}$ divider must be set to accommodate the normal $\mathrm{V}_{\mathrm{CC}}$ operating voltage to avoid this condition. Alternatively, a zener clamp diode from $\mathrm{V}_{\text {INDET }}$ to GND may also be used.

## Shutdown Mode

If $\mathrm{V}_{\text {INDET }}$ is forced below the lower threshold, a minimum of $350 \mathrm{mV}\left(\mathrm{V}_{\mathrm{SD}}\right)$, the device will enter SHUTDOWN mode. This powers down all unnecessary functions of the controller, ensures that the primary switches are off and results in a low level current demand from the $\mathrm{V}_{\mathrm{IN}}$ or $\mathrm{V}_{\mathrm{CC}}$ supplies.


Figure 5. High-Voltage Pre-Regulator Circuit


Figure 6 . Current Limit Circuit

## Vishay Siliconix

TYPICAL CHARACTERISTICS


## Vishay Siliconix

## TYPICAL CHARACTERISTICS








## Vishay Siliconix

## TYPICAL CHARACTERISTICS







## TYPICAL CHARACTERISTICS


$\mathrm{t}_{\mathrm{BBM} 3,4} \mathbf{4}$ vs. $\mathrm{V}_{\mathrm{CC}}$ vs. $\mathrm{V}_{\text {INDET }}$



$\mathrm{t}_{\text {BBM } 3,4}$ vs. $\mathrm{V}_{\text {INDET }}$ vs. $\mathrm{V}_{\text {CC }}$


Current Sense Duty Cycle vs. $\mathrm{V}_{\text {CLCONT }}$ $\mathrm{V}_{\text {INDET }}=7.2 \mathrm{~V} 25^{\circ} \mathrm{C}$


Figure 7. Foldback Mode, $\mathrm{R}_{\mathrm{L}}=0.02 \Omega$

$2 \mu \mathrm{~s} / \mathrm{div}$

Figure 9. $\quad V_{C C}$ Ramp-Up


Figure 11. Effective BBM—Measured On Secondary


Figure 8. Normal Mode, $\mathrm{R}_{\mathrm{L}}=0.1 \Omega$

$2 \mu \mathrm{~s} / \mathrm{div}$


Figure 12. Drive Waveforms


[^0]
VISHAY




[^0]:    Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71815.

